I. INTRODUCTION

D
IRECT square-law power detectors are important in numerous applications utilizing radio waves down to submillimeter waves, requiring low-to-moderate spectral resolution [1] . The diverse applications have very different demands on parameters such as receiver cost, sensitivity, and integration level. The scale spans from highly integrated solutions in standard semiconductor processes for commercial imaging systems in security and surveillance [2] to cost-insensitive state-of-the-art cryogenic bolometer detectors for radioastronomy [3] . As a result of the different target applications, a variety of technologies for detector implementation are used.
In applications at room-temperature demanding only moderate sensitivity, nonlinear solid-state devices are frequently used as rectifying total power detectors. Among two terminal devices, the well-established zero-bias GaAs Schottky diode detector technology is continuously used in both waveguide [4] and quasi-optical configurations [5] . In parallel, novel diode material combinations are explored [6] . Further, Schottky diodes fabricated in HEMT processes offers a high integration level with low-noise pre-amplification up to W-band [7] . Recently, the classic concept of backward detector diodes [8] has been refined in the zero-bias Sb tunneling diode [9] , Manuscript received July 03, 2015; revised October 26, 2015 ; accepted February 15, 2016 . Date of publication March 25, 2016 ; date of current version May 10, 2016 . This work was supported in part by the EU Graphene Flagship, in part by the Swedish Foundation of Strategic Research (SSF), and in part by the Knut and Alice Wallenberg Foundation (KAW).
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Digital Object Identifier 10.1109/TMTT.2016.2532326 [10] . Together with separate pre-amplifier chips, they provide sensitive W-band power detectors [11] . Besides diodes, three-terminal solid-state devices are explored for detector circuits with the main focus on field-effect transistors (FETs).
Millimeter-wave and terahertz detection was first demonstrated in III-V HEMTs [12] - [14] , later Si CMOS [15] , and most recently, graphene [16] - [18] . Antenna-coupled MOSFETs have especially emerged as a candidate for active terahertz imaging arrays, integrating also the read-out electronics [19] . This is enabled by single detectors in low-cost bulk CMOS processes operating with noise equivalent power (NEP) 100 pW/Hz well above 1 THz [20] . In design of detector circuits there is a demand on models easily implemented in circuit simulators. The models should provide design rules for responsivity, NEP, and device input impedance versus frequency. Preferably, the model should be derived from dc and S-parameter characterization. Today, the small-signal analysis of detector diodes is based on such methods using Taylor polynomials [21] . However, the stated requirements are not fully met for the current FET detector models. Attempts to use Taylor expansion for the nonlinearity in FETs are nonphysical. Either only the mixed second derivative is used [22] or second derivatives are completely omitted [23] . Instead, physical models are constructed from the plasma-wave theory by Dyakonov-Shur [24] . The profound importance of high mobility in this theory, ultimately predicting resonant detection, has weak support in experiments [25] , [26] . In addition, the plasma-wave theory predicts enhanced intrinsic responsivity with frequency, anticipated to be constant with gate length without frequency limit [24] . Still, a distinct responsivity drop at higher frequencies is repeatedly found experimentally, e.g., in [27] together with enhanced performance when shrinking the gate length [20] . The reported models, on the other hand, give frequency dependencies ranging from [27] , [28] , via [22] , all the way to [28] , [29] . The experimentally obtained frequency roll-off is entirely explained by fitting a parasitic capacitance [27] . Evidently, a clear consensus and understanding to model the mechanisms behind the frequency dependence is lacking. Likewise, the models based on plasma-wave theory require fitting parameters to predict the variation of responsivity with gate bias [27] , [30] - [32] . Furthermore, the gate voltage derivative of the drain current is used, which is not well defined for FETs at zero drain bias.
Currently, implementations in circuit simulators use physical transistor models. The idea from plasma-wave theory to use an RC gate network in simulation has weak experimental support [28] , [33] . Instead, the experimental results in [19] encourages a QS simulation approach. Indeed, lumped transistor models 0018-9480 © 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/ redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
are established for design of circuits at terahertz frequencies as long as the gate width is carefully scaled to avoid unwanted distributed effects [34] . Considering the narrow devices used in the so-called broadband detection regime [19] , the distributed analogy of the gate to a transmission line is hence redundant. Nevertheless, no explicit device design rules derived from the physical models are discussed. In this paper, an empirical model approach for FET small-signal power detectors is presented. It works with any lumped large-signal model topology extractable from IV curves and S-parameters. The FET rectifying capability is predicted by the nonlinearity of the drain current in a Taylor expansion. The circuit inevitably has feedback and the Taylor expansion is included in a Volterra series for calculation of responsivity [35] . Volterra series is already established, e.g., for analysis of intermodulation in amplifiers [36] and mixers [37] .
The standard FET equivalent circuit in [38] and [39] is used as the basis for the calculations in this paper, omitting the nonlinear bias dependence of the capacitors. The model contains few and easily interpretable parameters. Closed-form expressions for the thermal noise limited NEP are derived. The equations explicitly show the importance of minimizing intrinsic FET capacitance and parasitic resistance. The embedding linear circuit gives a dependence at high frequencies. Instead of plasma waves, this paper shows that the FET detector operation can be described electrically just as the diode detector [21] . Excellent agreement to probed measurements on graphene FETs (GEFTs) up to 67 GHz is found. The presented equations extend into the terahertz frequency range until the onset of new mechanisms modifies the equivalent circuit.
II. DIODE POWER DETECTOR
To emphasize the similarity of FET and diode detectors, it is instructive to start by recapitulating the results for two-terminal diode rectifiers [21] . The diode model used in the literature is shown in Fig. 1(a) . Small-signal analysis of diodes is based on the power series expansion of the current-voltage characteristics around the dc bias point ,
From (1), the most important dc figure-of-merit for the rectifying capability is the curvature, , defined by (2)
A. Conjugately Matched Responsivity
If the diode is conjugately matched to the source, the voltage responsivity is directly proportional to the curvature. The responsivity is, however, restricted by the series resistance, , and the diode junction capacitance, . These result in a roll-off of the responsivity at high frequencies according to (3) where is the diode differential resistance at the chosen bias point. For zero-bias detector diodes with , there is equality in (3) . From the high-frequency limit of (3), it possible to derive the 3-dB frequency as (4) The definition in (4) is directly in voltage responsivity and the intrinsic junction resistance appears in the denominator. Note the difference to the more frequently used figure-of-merit for diodes, . Above the frequency , the intrinsic responsivity drops rapidly as .
B. Responsivity With Arbitrary Source Impedance
In the general case, the diode impedance is not conjugately matched to the source, . Now the power reflection coefficient or mismatch factor [40] must be taken into account. These quantify the decrease from the maximum matched responsivity as given by (5) For a detector measured in a probed setup, the standardized system impedance is . Similarly, for typical broadband antennas used to couple the incident radiation, . In the low-frequency limit, and the source impedance is real. Under such conditions it is often valid that or and, as approximation, or (
This demonstrates that a severely mismatched diode exhibits a responsivity directly proportional to the source impedance.
III. FET POWER DETECTOR
In this section, the Volterra series analysis is applied to gateand drain-coupled FETs. The standardized FET model used as the foundation for the analysis is shown in Fig. 1(b) . The analysis is quasi-static (QS) as and are neglected to allow the analytical derivations. In what follows, close resemblance to the diode equations will be exposed. The core is the nonlinear current source, which for GFETs is described either directly from measured IV or by nonlinear IV models in circuit simulators [41] - [43] .
A. Method of Nonlinear Currents for FET Detectors
A FET has two control voltages. Correspondingly, the power series is a two-variable Taylor expansion. We choose the intrinsic gate-and drain-bias voltages, and , as control voltages. The Taylor coefficients at the bias point are defined by the partial derivatives (7) Typical FET detectors operate cold, V. This minimizes noise and maximizes sensitivity [44] . This condition has two implications when setting up the model. First, in a zero-bias FET, the feedback capacitance [17] . The strong feedback (memory) implies that the linear and nonlinear elements are interwoven in the equivalent circuit. This necessitates the use of Volterra series. Secondly, the partial derivatives solely in vanish since the transconductance . Consequently, only the derivatives are nonzero and, when limiting ourselves to second order, (8) From (8) , it follows that, for a cold-FET, the RF signal must be present at least at the drain terminal. Otherwise, no rectified dc signal can be read from the drain. Note that the coefficients and may have opposite sign, e.g., for the exemplifying GFETs in this paper . The most significant difference to the diode is the appearance of the mixed derivative. Also, compared to a zero-bias diode, the gate bias in a FET provides an additional parameter to tune the performance since . We now calculate the voltage responsivity from the circuit in Fig. 1(b) within the method of nonlinear currents, which amounts to four steps [35] . The current source, embedded by an arbitrary network of linear components, is represented by the power series coefficients , , and . First, solve the linearized circuit, including , for the first-order voltages under the single-tone excitation . The general result is and . Second, calculate the second-order current remembering to also retain the phases (9) Third, identify the dc term of (9) as (10) Finally, calculate and where the available input power is . Depending on if the signal is fed to the gate or drain terminal, there exist two expressions for the maximum matched responsivity, which are counterparts of (3) for the diode. Further details are given in Sections III-B and III-C, respectively.
The most relevant figure-of-merit for the direct detector, the NEP, is now straightforwardly derived from the calculated . It defines the lowest detectable RF input power within 1 Hz of bandwidth (i.e., equivalently an integration time of 1 s for ) and is given by
The assumption is that of Johnson noise [45] only. This is reasonable for zero-bias diodes [10] and valid also in FETs with a negligible gate leakage current [17] , [18] . Deviations occur due to noise at high input RF power [4] .
B. RF Gate Coupling
In the absence of pad capacitances, the gate-coupled FET closely resembles the diode model since the drain resistance is open circuited. This effectively reduces the FET to a one-port. In this comparison, the equivalent of the diode junction capacitance is the gate-source capacitance . Similarly the source resistance phenomenologically takes the role of the series resistance of the diode . It is also interesting to compare to broadband plasma-wave theory for FET detectors. This attributed the detection in the high-frequency limit to the inactive part of channel, , acting as a shunting capacitor [19] . In Fig. 1(b) , this role is clearly undertaken by the intrinsic feedback capacitance . This capacitance effectively shorts the RF signal to the nonlinearity at high frequency. At low frequency, an external capacitor is still required for the gate-coupled FET detector.
1) Conjugately Matched Responsivity:
Maximum responsivity in gate coupling is achieved when . The resulting low-frequency counterpart to the ideal diode voltage responsivity is given by (12) The same nomenclature as for the diode is used. Thus, the differential resistance of the FET channel at the chosen gate bias point is . The slightly different position of in the FET gives the similar result to the diode for the conjugately matched responsivity (13) Again, equality in (13) is under the condition that . This is true in practice even for shorter gate lengths with bias for optimum sensitivity in the majority of FETs [14] , [19] . However, care must be taken in short gate-length GFETs due to the lack of band gap and the consequently missing off-state. A closer inspection of (13) reveals the same dependence at high frequencies as for the diode. In the low-frequency limit with negligible , (13) simplifies into (12) . Utilizing the lowand high-frequency limit expressions together, the 3-dB frequency of halved responsivity is derived to be (14) Typical curves are shown in Fig. 2 . The inclusion of a finite decreases the low-frequency responsivity, while the high-frequency values still match. The 3-dB frequency is reduced further by including the parasitic gate pad capacitances . A region also appears. 2) Responsivity With Arbitrary Source Impedance: Under general impedance conditions the responsivity will be reduced as quantified by the mismatch factor, . This is determined by the input impedance, , at the gate port with drain open terminated. The input impedance is calculated from the standard 50-two-port S-parameters [40] used for the extraction of the model parameters in Fig. 1(b) . As for the diode, the relation between measured responsivity, , and conjugately matched responsivity, , is then
Curves based on (15) are shown in Fig. 3 . A finite results in a maximum of the responsivity at a certain frequency. The corresponding FET input impedance looking into the gate port is presented in Fig. 4 . Note that both the real and imaginary parts for the intrinsic FET impedance decreases with frequency. As a result, the intrinsic mismatch factor to 50 shown in Fig. 5 improves with frequency. Consequently, the responsivity at 50 approaches the matched value at high frequencies, as was seen in Fig. 2 . The input impedance is easily interpreted and physically reasonable, as opposed to impedance estimations in the plasma-wave theory [27] and when treating the gate as a transmission line [22] .
A representative case is , such as a probed 50-system. The voltage responsivity in closed form is then (16) The corresponding low-frequency responsivity is (17) and the model corner frequency is (18) For the high-frequency limit, (16) yields (19) This makes it possible to define the 3-dB frequency as (20) The frequency-dependent counterpart to (6) for the diode is (21) Including the parasitic pad capacitances , the low-frequency responsivity is improved. However, the roll-off contains a region. This is shown by the black dashed lines in Figs. 2 and 3 . This is due to the shunting of . The mismatch factor in Fig. 5 has a maximum for the same reason.
C. RF Drain Coupling
In the drain-coupling scheme the RF signal is fed directly to the rectifying nonlinearity. However, ac grounding of the gate is necessary, as previously discussed in [27] . This is seen by looking at the intrinsic FET when . It follows that . Now from (12) with , as a consequence, . If instead, or , and . The asymmetry in control voltages in our method is an analogy to the asymmetry condition between gate and drain in [24] .
Under these asymmetry conditions, we have again reduced the FET to a diode-like circuit. In this case, the feedback capacitance, , has to be minimized. This is since now plays the role of in the gate-coupling case or the diode junction capacitance . The equivalent of the diode series resistance or FET source resistance for the gate-coupled FET depends on how the gate is ac grounded. It is either the sum of drain and source resistances if or simply if , as is short circuited.
1) Conjugately Matched Responsivity:
Looking on the ideal drain-coupled FET without parasitics, under both conditions and , the result is the same. The ideal matched drain-coupled responsivity contains only the derivative as given by (22) Thus, it is exactly the same expression as for the diode since . Further, if , the matched responsivity with RF incident on drain is of the same magnitude, but with the opposite sign compared to coupling RF on the gate. However, when inserting the intrinsic FET capacitors and the parasitic series resistances into the circuit, the two cases are different.
First, if the FET is made such that , then (23) It corresponds to the gate-coupled FET with twice the series resistance. Equality is conditioned by . The curve from (23) is shown by the green line in Fig. 6 . Second, if instead the condition prevails, then
This is shown as the black line in Fig. 6 . In the limit of lowfrequency and negligible series resistances, (24) reduces to (22) . Clearly the mixed derivative needs to be included only if . Again, the dependence at high frequencies is evident. Likewise, the 3-dB frequency is in complete analogy with the gate-coupled FET and is given as (25) The drain-coupled FET with gives the best responsivity of the different schemes analyzed in this paper.
2) Responsivity With Arbitrary Source Impedance: Just as for the diode and the gate-coupled FET, mismatch decreases the responsivity if connecting the drain to a 50-source. This is illustrated in Fig. 7 . Given that , the responsivity plotted by the green line and the 3-dB frequency are from (16)- (21). The components , , and are replaced by , , and , respectively. Details of the input impedance as seen from the drain and the resulting mismatch factor are shown in Figs. 8 and 9 . The mismatch factor is better in the low-frequency region. This is related to the fact that the imaginary part exhibits a maximum versus frequency. Just as for the gate-coupling scheme, the mismatch factor improves with frequency. The exception is when the parasitic capacitance is included. In addition, gives a region for the responsivity in 50 . This is shown by the red line in Fig. 7 . Inductances increases the responsivity at intermediate frequencies, while above this range an even steeper decrease is anticipated.
D. FET Detector Layout Design Optimization
In the previous sections, the issue of modeling FET power detectors was approached using Volterra series. Based on the derived closed-form expressions, we will now consider the optimization problem in device design. The derived scaling behavior applies to both the gate-coupled device, which obeys (13) and (14), as well as the drain-coupled device, following (23) and (25) . The analysis includes the intrinsic FET and series resistances for a symmetrical and zero-biased device. This suggests equal contact resistances, , and equally divided gate capacitance, . Here, is the contact resistance normalized to gate width while is gate-oxide capacitance per area. In a similar manner, the drain current scales as . This means that all the drain voltage derivatives,
. As a consequence, the ratios in the FET curvatures and are independent of the dimensions.
Adopting these scaling rules indicates for the low-frequency matched responsivity, . On the contrary, the high-frequency limit as quantified by the 3-dB frequency is insensitive to width, but scales inversely with gate length, . Importantly, note the opposite dependencies in between low-frequency and . This contradiction implies an optimum gate length to reach the lowest NEP given a certain frequency of operation. Assuming the frequency is and that , by inserting (13) into (11) and differentiating we arrive at (26) In (26), is the sheet resistance of the FET channel for a chosen gate bias. Notably, typical FET terahertz detectors achieve lowest NEP close to the threshold voltage. At such bias where is large, the trend is a monotonically decreasing matched NEP to the smallest realizable gate lengths. In practice, the trend should saturate due to fringing fields expected to set a lower limit for the gate capacitance [46] .
Likewise for a mismatched device from (21) into (11), independent of frequency occurs at . This trend of reducing the intrinsic FET capacitance to improve NEP agrees with experimental scaling results [20] . However, it considerably differs from published plasma-wave models. In these models the performance in the broadband detection regime is at most a weak function of gate length [15] , [24] .
Conversely to the weak gate-length dependence, plasmawave theory predicts a pronounced positive effect of high mobility for broadband detection [24] , [27] . In spite of the substantially higher channel mobility at room temperature in III-V HEMTs [14] , they present modest sensitivity compared to the best Si MOSFETs [20] . This is captured in the current model, where no explicit mobility dependence is present. Instead, mobility is only included in inside . To emphasize the importance of , by inserting (13) into (11) and differentiating we arrive at its value for , (27) Given , there are no unique device dimensions to satisfy (27) and the attained are different. Designs with lowest are accompanied by the highest . Therefore, the device dimensions must be selected as a compromise between the actual value and an , which gives an adequate match to the RF source impedance. The problem of impractically high is relaxed at higher frequencies since the FET input impedance is reduced.
The considerations in this section are limited to drift conditions, i.e., under strong inversion bias in the FET channel. This is not a strong limitation since optimum NEP is reported to occur under such bias conditions [19] . The general trend when increasing the frequency to millimeter waves is a scaling towards smaller area detector FETs. Still, for the microwave range, a device with m might be the best choice.
IV. MODEL VALIDATION
Devices with coplanar access pads were fabricated from CVD graphene by the procedures in [18] and [47] [see Fig. 10(a) ]. A narrow gate width m allows to study NEP under the condition . The gate-length dependence of NEP, as discussed in Section III-D, is studied via devices with m, m, and m. In the following, focus is on RF drain coupling. For this purpose, devices with external as overlapping metal-insulator-metal (MIM) capacitors were separately manufactured [see Fig. 10(b) ].
First, responsivity was measured on-wafer with an Agilent 8275D signal generator and a Keithley 2000 multimeter in the 1-67-GHz band. The RF and dc paths on the drain port were separated by an external bias-tee. The RF power was calibrated using an Agilent E4419B power meter together with power sensors HP8487A (1-50 GHz) and V8486A (50-67 GHz). Correction for the measured probe loss was performed. The final input power ranged from 23 to 2 W in , which is well inside the linear regime of GFET detector operation. The measurement setup is shown in Fig. 11 . Second, dc measurements were performed in order to extract the Taylor coefficients used in the modeling procedure. To extract reproducibly the second-order derivatives, fifth-order polynomials were fitted to the measured output characteristics as is stepped. Finally, the derivatives are shifted to the reference plane of the intrinsic control voltages used in the model in Fig. 1(b) . Under our current cold-FET bias conditions the intrinsic derivatives are given by (28) and (29) The contact resistances were found by fitting the measured transfer characteristics [41] and cross-checked by de-embedding S-parameters. The gate bias dependence for and for the m device are shown in Fig. 12 . It was verified that is a reasonable assumption. Third, the GFET S-parameters were measured on-chip up to 67 GHz using an Agilent E8391A VNA together with a thru-reflect-line (TRL) calibration substrate. Separate open and short de-embedding structures were measured to extract the parasitic capacitors and inductors, respectively. The intrinsic GFET capacitors are then extracted from the zero-bias FET two-port S-parameters [47] . The measured and modeled S-parameters for a m device at V are shown in Fig. 12 inset. The capacitor variation with gate bias was negligible. All values of linear model parameters for the different gate lengths are summarized in Table I .
Finally, all parameters extracted from dc and S-parameter measurements are inserted into the closed-form Volterra model expressions of Section III-C for RF coupling on the drain. The variation of responsivity and NEP (insets) are verified for the different gate lengths in Figs. 13-15 . The sign shift and asymmetry in the IV characteristics shown in Fig. 12 is directly reflected on the responsivity versus bias in Fig. 14 . The same asymmetry was previously reported for GFETs at higher frequencies [18] . Furthermore, Figs. 16-18 gives the frequency dependence of NEP at optimum gate bias. Note that the simple closed-form expressions are used for the model curves. In addition to the performance, the measured is used to calculate the mismatch factor and estimate the conjugately matched NEP values. For completeness, the corresponding responsivities are given in the insets. Despite the variation in device contact resistance, the pronounced positive effect of decreasing on the most important figures-of-merit is highlighted in Table I . Record NEP values for GFETs in this frequency range [17] are obtained by realizing the designs of Section III-D. Throughout Section III, the in-plane capacitance was disregarded compared to the vertical gate capacitors and . However, considering the narrow gate width of the fabricated GFET detectors, becomes comparable to . As it is in parallel to the nonlinearity in Fig. 1(b) , it is important to account for in modeling the frequency roll-off. In Figs. 13-18 , was empirically added directly in parallel to with excellent model agreement.
Complementary to the devices in Table I , the gate-width dependence was investigated when m. The result is presented in Table II . It conforms with the prediction of (16) and (24) inserted in (11), improves with decreasing , while is independent of , respectively. For comparison to the above results, the gate-coupling case was briefly investigated on a GFET without extra , [see Fig. 10(a) ]. The results are given in Fig. 19 and essentially reproduces the predictions in Section III-B, especially the reversed sign for the responsivity compared to drain coupling and the effect of the limited at low frequencies. The values for and at 67 GHz are approximately twice compared to the drain-coupled device in Table I given the same channel dimensions due to the higher .
V. MODEL LIMITATIONS AND IMPLICATIONS
In this paper, GFETs are used as an example technology. Still, the model is applicable for other FET technologies based on suitable equivalent-circuit topologies. Furthermore, the extracted capacitances are expected to change weakly with frequency [34] . Thus, the model upper frequency limit is expected to exceed the measurement range here. By extrapolating the model from low frequency to 600 GHz, the levels for V/W and pW/Hz are estimated, on the same order as the antenna-coupled GFET in [18] . However, additional characterization is necessary to unambiguously determine the frequency limits of the derived expressions. Numerically, the Volterra approach based on the circuit in Fig. 1(b) may be generalized to better approximate a distributed gate network [38] if required at higher frequencies. Suitable equivalent circuit topologies to account for nonquasi-static (NQS) effects at low are discussed in [48] . The first-order approximation is to include and in Fig. 1(b) [49] . For higher order circuits to be extracted empirically, optimization-based schemes are available [50] . By this, the reasoning is approaching the methods in [28] . Nevertheless, the Volterra understanding of the rectification mechanism would be classical nonlinearity and the parameter extraction traceable as opposed to plasma-wave models [24] , [27] . Likewise, correspondence at higher frequencies might require inclusion of nonlinear capacitors generating terms at the fundamental frequency altering and in (9) . Also, additional loss mechanisms can become important [51] . For the model to treat deviations from the FET linear region , more terms have to be included in (10) . This may enhance nonlinearity and, thus, responsivity, as previously reported [44] . This can be explained by larger and the fact that the last second-order term
. Similarly, the analysis in this paper is fundamentally limited to small-signal operation. To deal with saturation effects at high input powers, extensions are required at least in the Taylor expansion of in (8) . Likewise, the design rules in Section III-D has to be reconsidered if noise contributions need to be considered. In the Volterra picture, from Section III-D, the mobility is not a very decisive property. Instead, every zero-biased FET at V has a fundamental limitation in smaller compared to zero-biased diodes. This apparent drawback for detection in the FET linear regime is what minimizes intermodulation in a FET resistive mixer at V [52] . Nevertheless, the curvature in (2) can be comparable to diodes as the channel resistance may be very large in (or close to) the subthreshold gate bias regime. Thus, matching is more difficult for the FET. Considering the GFETs in this paper, the intrinsic curvature is as no distinct off-state for the current exists. This should be compared to Schottky diodes where [4] and for Sb backward diodes where [10] has been demonstrated. This is a serious limitation considering the limiting values and for a GFET are on the same order as the model analogues and for the diodes [5] , [6] , [10] .
VI. CONCLUSIONS
In this paper, modeling of power detection in FETs was approached empirically. The nonlinearity of the drain current at zero drain bias is enough to predict the low-frequency rectified dc response. Closed-form expressions for high-frequency NEP were derived based on Volterra analysis. Similar to the diode detector, these contain the curvature, the intrinsic capacitances, and the parasitic resistances. The optimal detection scheme predicted was RF input on drain, while gate is capacitively grounded. Excellent model agreement to probed measurements on coplanar GFETs up to 67 GHz was found.
The closed-form expressions were utilized to analyze the FET detector concerning both the channel carrier properties and device dimensions. Carrier mobility was assigned a minor role in the resulting sensitivity. Instead, the currently worse GFET performance compared to CMOS is attributed to the inability to bias for a high-resistance off-state. This is, in turn, a consequence of the relatively higher linearity of FETs compared to detector diodes at zero bias. The importance of short gate length was predicted theoretically and verified experimentally. Above the 3-dB frequency of the FET detector, the NEP increases as . Thus, it is of fundamental importance at terahertz frequencies to decrease intrinsic capacitance.
The presented model extends well into the submillimeterwave range with minor modification. Natural extensions are the inclusion of high-frequency loss and nonlinear capacitances. Furthermore, it applies to any FET that operates as a smallsignal power detector based on the same equivalent circuit.
